Description: The NTE is a monolithic TTL circuit featuring dual 1-line-to line demultiplexers with indi- vidual strobes and common binary-address inputs. DUAL 2-line TO 4-line Decoders/demultiplexers. Multiplexers, Demultiplexer Integrated Circuit (ics); IC USB SWITCH SP4T 25DSBGA Specifications. , Dual 2/4 Demultiplexer, 74 Standard TTL Series. Futurlec Part Number, Department, Integrated Circuits. Category, 74 Series.

Author: Kajijind JoJozshura
Country: Poland
Language: English (Spanish)
Genre: Education
Published (Last): 23 March 2006
Pages: 423
PDF File Size: 17.26 Mb
ePub File Size: 5.62 Mb
ISBN: 564-4-72160-448-9
Downloads: 84391
Price: Free* [*Free Regsitration Required]
Uploader: Majora

Your circuit will not simulate properly. Tri State Buffer Bus. These control the duration of the high and low cycles of the clock.

Click on it for a larger view. I understand it from the IC. Check that in the following way. So, instructions to start a project are unfortunately not aided with screenshots.

CA LAB – Mad Monkey Science

Hence, I don’t use this type anymore. Caution 4 This, not so important. Only Screenshots I could manage. Here, it’s G or G Dash. I’ve explained it here.

P-2 Shifter posted Nov 4,2: Without pictures, I really don’t see the 74155 in explaining how to create a project.


However, the interior of the IC is designed as follows: This causes the truth table to be as given below. C is the data.

Dual 2 to 4 Decoder/Demultiplexer IC ( 74155 )

I understand that it acts 74515 an enable. How do I tell what value the enable wants? I had some problems pasting images in the CA Lab during the first few classes. The only thing that continues to confuse me is the truth table.

In order to distinguish between the various input clock signals, I initially used delay instead of changing the ontime and offtime. My memory is a bit faulty but I do recall facing problems in the simulation. Basically, inverting all the values. Let the picture do the talking.

When using AND gates to make a decoder, the truth table is as follows: Trust me, it helps. We are using a 7415 Version of OrCad. And Full Screen Screenshots: See it as a sign of doom.

Dual 2 to 4 Decoder/Demultiplexer IC ( )

That said, I say it’s easier if I just mention the functions used: Note the last, C0 is the select input m or Input Carry. Once you’ve got the truth table and the IC Number of the 4: I haven’t performed this on my own yet, but assume my theory here is right.


P-5 Decoders posted Nov 4,2: This may not be the conventional method, but it works for me. If you take them from elsewhere, a green circle is 741155 next to each gate. My memory is a bit faulty but I do recall facing problems in the simulation if the above is not properly specified.

A, B is same. A, B are the Inputs.

One way is to use two ICs as two separate 2: Disconnect your system from the internet. Make sure your connecting wires are